(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 26 February 2004 (26.02.2004)

PCT

(10) International Publication Number WO 2004/017204 A3

(51) International Patent Classification7:

(21) International Application Number:

PCT/IL2003/000671

G06F 11/34

(22) International Filing Date: 12 August 2003 (12.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 151251

14 August 2002 (14.08.2002) IL

- (71) Applicant (for all designated States except US): ELTA SYSTEMS LTD. [IL/IL]; 100 Yitzhak Hanassi Blvd., P.O.Box 330, 77102 Ashdod (IL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): GOSTYNSKI, Victor [IL/IL]; 38 Har Mezada st., 77711 Ashdod (IL). DORF, Shaul [IL/IL]; 24 Chaviva Reich st., 58595 Ashdod (IL).
- (74) Agent: MILLER SIERADZKI ADVOCATES & PATENT ATTORNEYS; 18 Mahanaim st., P.O.Box 6145, 31061 Haifa (IL).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (88) Date of publication of the international search report: 25 March 2004

[Continued on next page]

(54) Title: PARALLEL PROCESSING PLATFORM WITH SYNCHRONOUS SYSTEM HALT/RESUME



(57) Abstract: A method for synchronous debugging of a parallel processing platform, the platform comprising a plurality of processors executing code, the code including one or more breakpoints to allow debugging of the code. The method comprises upon a processor reaching a breakpoint, propagating a halt command to all of the processors in the platform; thereby halting system execution synchronously to enable examination of the states of the processors.